- Where Developers Learn, Share, & Build Careers


With ARM Cortex-M3, such as NXP LPC 1788, why would anyone use the interrupt set-pending register (S)

Or interrupt clear-pending registers?

Can anyone provide a simple, legal example of using these registers?

In case of sole use, I can think that triggering low-priority software expansion is high priority IRQHandler Similar to GPIO interrupt handlers

Normally you will use PendSV for this, but when you have more than one work or priority level, then you use any unused circumference exception vector can do. Sleep-on-opt-out can be useful in programs using the facility - where AOCC will run only in exception handlers.

  For example LPC17xx zero ETHERNET_Handler (zero) {// Toggle LED P0.4 LPC_GPIO0-> FIODIR0 ^ = (1    

Comments

Popular posts from this blog

Python SQLAlchemy:AttributeError: Neither 'Column' object nor 'Comparator' object has an attribute 'schema' -

java - How not to audit a join table and related entities using Hibernate Envers? -

mongodb - CakePHP paginator ignoring order, but only for certain values -